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Abstract—This study describes the effects of high tempera-
ture annealing performed on structures fluorinated during
initial silicon dioxide reactive ion etching (RIE) process in
CF4 plasma prior to the plasma enhanced chemical vapour
deposition (PECVD) of the final oxide. The obtained results
show that fluorine incorporated at the PECVD oxide/Si in-
terface during RIE is very stable even at high temperatures.
Application of fluorination and high temperature annealing
during oxide layer fabrication significantly improved the prop-
erties of the interface (Ditmb decreased), as well as those of the
bulk of the oxide layer (Qe f f decreased). The integrity of the
oxide (higher Vbd ) and its uniformity (Vbd distribution) are
also improved.
Keywords—capacitance-voltage characteristics, current-voltage
characteristics, fluorine plasma, high temperature annealing
process, radio frequency reactive ion etching.
1. Introduction
A key issue of ultra-large-scale-intergation technology
(ULSI) is the quality of thin silicon dioxide layer used in
the devices. Today, oxide thickness less than 80 A˚ and ox-
idation temperatures at about 800–900◦C are required as
the semiconductor industry pushes toward 1 Gbit mem-
ory chips and beyond. However, good electrical properties
generally require high temperature conditions either during
oxidation or as postoxidation annealing (POA) [1]. At low
temperatures, ultrathin SiO2 ﬁlms prepared by the conven-
tional plasma enhanced vapour deposition (PEVD) process
do not represent satisfactory properties, e.g., they are char-
acterized by high leakage currents and high ﬁxed charge
density. It has been demonstrated, e.g., in [1]–[6] that in-
corporation of small amounts of ﬂuorine into SiO2 can be
an eﬃcient way to improve the electrical parameters of
SiO2/Si interface.
Several ways of ﬂuorine introduction into gate oxide, in-
cluding among others: in-situ NF3 oxidation [4] and ion
implantation [5], have been tried so far.
Another useful technique to improve the quality of low
temperatrure SiO2 is high thermal annealing process.
It, thus, seems tempting to apply both of these techniques
in order to get the best results possible. The problem with
such an approach is that high temperature annealing of ﬂuo-
rinated oxides fabricated by means of the above mentioned
processes seriously aﬀects the F concentration in the ox-
ides – as ﬂuorine atoms escape from ﬂuorinated gate oxides
during high temperature annealing [7].
In our previous work, it has been reported that ﬂuorination
by means of reactive ion etching (RIE) in CF4 plasma is
an eﬃcient method of manufacturing quite good quality
oxides [8].
In this work, we study the eﬀects of high temperature an-
nealing on structures ﬂuorinated during initial silicon diox-
ide reactive ion etching in CF4 plasma prior to the plasma
enhanced chemical vapour deposition (PECVD) of the ﬁnal
oxide.
2. Experiments
The p-type, boron-doped (100)-oriented silicon wafers with
the resistivity of 4–10 Ωcm were cleaned using standard
procedures prior to oxidation.
The PECVD and RIE processes were performed in conven-
tional RF Oxford PlasmaLab systems.
The 13 nm thick initial oxide was deposited by means of
PECVD at 300◦C for 30 s with RF power equal to 10 W.
The obtained SiO2 ﬁlm was then reactively etched for 2
min in a RIE tool at room temperature in CF4 (50 ml/min)
plasma generated with 160 W RF signal. Afterwards, the
ﬁnal oxide layer was deposited during PECVD at 300◦C.
Then, in split experiment, some of the samples were an-
nealed in Ar at 1100◦C for 30 min. The complete matrix
of experiments is shown in Table 1.
For all samples, except of the control one, the ﬂuorine
distribution proﬁles and their concentration in the dielectric
layer have been measured by ultra low energy-secondary ion
mass spectroscopy (ULE-SIMS).
In order to use electrical characterization methods for
evaluation of electro-physical properties, metal-oxide-
semiconductor (MOS) test structures were fabricated with
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Table 1
Parameters of all processes used during experiments
Type
Reactive ion etching (RIE)
Final SiO2 deposition in PECVD
Thermal
of sample
in RF CF4 plasma annealing
ﬂow of CF4 pressure time RF power temperature RF power pressure gas ﬂow time temperature time
[ml/min] [mTr] [min] [W] [◦C] [W] [mTr] [ml/min] [s] [◦C] [min]
1 50 200 2 160
300 10 600
N2O = 120
30
– –
2 50 200 2 160
SiH4 = 70
1100 30
3 – – – – – –
4 – – – – 1100 30
the layers under investigation as gate dielectrics. For the
purposes of comparison, the reference samples, without ﬂu-
orination of the SiO2/Si interface, were also made.
3. Results and Discussion
3.1. SIMS Characterization of Fluorine Content
It has already been established before (e.g., in [9]) that
reactive ion etching in ﬂuorine plasma can be eﬀectively
used for fabricating layers containing high concentrations
of ﬂuorine atoms. Direct application of high temperature
to such a layer causes ﬂuorine atoms to escape from the ﬂu-
orinated ﬁlm. Thin ﬁlm of silicon oxide deposited at low
temperature (300◦C) on top of the ﬂuorine-rich layer pre-
vents them from escaping from the ﬂuorinated layer during
the subsequent high temperature annealing process.
Fig. 1. The comparison of ﬂuorine distribution proﬁles before
and after high temperature annealing.
As presented in Fig. 1, the high temperature annealing
performed in Ar at 1100◦C, for 30 min had almost no ef-
fect on ﬂuorine proﬁle in the studied structures. The only
change observed is marginal sharpening of the ﬂuorine pro-
ﬁle. This indicates that ﬂuorine remains stable during high
temperature annealing at its original location at the PECVD
SiO2/Si interface.
3.2. Electrical Characterization
The eﬀect of ﬂuorine incorporation into deposited silicon
dioxide and of high temperature annealing was easily no-
ticeable on both types of the electrical characteristics stud-
ied, i.e., capacitance-voltage (C−V ) and current-voltage
(I−V ) characteristics of test metal-oxide-semiconductor ca-
pacitors.
3.2.1. Analysis of C–V Characteristics
As expected, the very high temperature annealing causes
improvement of the C–V curves in both of the studied
cases (Fig. 2). This improvement seems to be more spec-
tacular for non-ﬂuorinated sample in which apart from
the decrease of the voltage shift (expressed, e.g., in terms
V f b = 0) also the frequency dispersion in the inversion re-
gion has been signiﬁcantly reduced.
One may, however, notice also some consequences of high
temperature annealing on the ﬂuorinated samples.
The beneﬁcial eﬀects of high temperature annealing for
attaining more robust oxides have been attributed to its
possible ability to remove defects and damages existing in
the bulk of the PECVD silicon dioxide layer. Application
of high temperature annealing causes a reduction of both,
Ditmb and Qe f f (see Table 2 and Fig. 3).
Similarly to the results presented in [8], within the course
of this work it has been established that the ﬂuorine atoms
incorporated into the interface of SiO2/Si improve the
electrical parameters of silicon dioxide layer. However,
the result of the high temperature annealing is still clearly
noticeable on the measured C−V curves as well as in the
values of the evaluated electrical parameters, i.e., Ditmb
and Qe f f . This means that the latter process is still capable
of removing some defects existing in the bulk of PECVD
silicon dioxide layer.
It has to be realized, however, that the degree of im-
provement due to high temperature annealing is by far
smaller than that due to ﬂuorination of the silicon substrate
surface.
It is also worth mentioning that the degree of Qe f f changes
is much higher than that of Ditmb, which means that ﬂuorine
presence in the structure is especially beneﬁcial for curing
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Fig. 2. The C−V characteristics of samples fabricated in dif-
ferent ways: (a) control sample, (b) control sample annealed,
(c) RIE ﬂuorinated but not annealed, and (d) RIE ﬂuorinated and
annealed.
Fig. 3. Dependence of Qe f f and Ditmb on the method of fabri-
cation the MOS test structure.
Table 2
Values of the most important electrical parameters
of MOS structures evaluated from C–V characteristics
of samples fabricated using diﬀerent methods
Control RIE
RIE
Sample type Control
annealed ﬂuorinated
ﬂuorinated
annealed
C–V curves analysis at εox = 3.9
NA [cm−3] 1.73 ·1015 1.17 ·1015 0.43 ·1015 1.4 ·1015
V f b [V] −4.15 −3.28 −1.42 −1.30
Vmb [V] −3.4 −2.7 −0.95 −0.86
Qe f f /q [cm−2] 35.8 ·1011 28.4 ·1011 7.7 ·1011 7.0 ·1011
Ditmb [1/eV cm2] 10.3 ·1011 8.17 ·1011 5.7 ·1011 5.18 ·1011
the defects within the volume of the gate oxide, while high
temperature annealing seems to be similarly eﬀective in
both areas (interface and volume of the oxide).
3.2.2. Analysis of I–V Characteristics
As shown in Fig. 4, application of high temperature an-
nealing in control samples improves a little the statistics of
breakdown events at the expense of higher leakage current,
while having almost no eﬀect on Vbd values.
Introduction of ﬂuorine to the PECVD oxide improves
both, Vbd values and their distribution. When high tem-
perature annealing is additionally performed on ﬂuorinated
structures, we obtain even more narrow Vbd distribution, as
well as higher Vbd values. Practically, no changes in the
leakage currents values are observed.
Hence, also from the perspective of the electro-physical
properties that are manifested on I−V characteristics, si-
multaneous application of both, ﬂuorination and high tem-
perature annealing is advantageous in comparison to the
application of any of these methods individually.
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Fig. 4. The I−V characteristics of samples fabricated in diﬀerent
ways: (a) control sample, (b) control sample annealed, (c) RIE
ﬂuorinated but not annealed, and (d) RIE ﬂuorinated and annealed.
4. Conclusions
The results obtained during this study show that ﬂuorine
incorporated at the PECVD oxide/Si interface by means of
RIE is very stable even at high temperatures.
This eﬀect allows combining the ﬂuorination and high tem-
perature annealing in order to improve the electro-physical
properties of the low temperature oxide (e.g., PECVD ox-
ide). We have also demonstrated that there are several ad-
vantages of the application of such combination. The prop-
erties of the SiO2/Si interface (Ditmb decreased) and the
bulk of the oxide layer (Qe f f decreased) are signiﬁcantly
improved. The integrity of the oxide (higher Vbd) and its
uniformity (Vbd distribution) are also improved.
The improvement of the electro-physical properties of the
SiO2-Si systems obtained due to application of both stud-
ied steps (ﬂuorination and high temperature annealing) is
in all studied cases better than using one of these steps
only.
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